Conductance has been studied in metal-oxide-silicon field-effect transistor accumulation-layer samples in which it is possible to constrict the channel to small dimensions both perpendicular to the surface and perpendicular to the channel. A temperature-dependent conductance 0 = Ooexp[-(7'p/TP] is observed, where n = 2 for small channel widths and n = 3 for larger channel widths. It is believed that this behavior arises from a transition from one-dimensional to two-dimensional variable-range hopping in the sample.
PACS numbers: 73.40.Qv, 72.20.Jv For the past 16 years inversion layers in metaloxide-silicon field-effect-transistor (MOSFET) structures' have been used to study the properties of two-dimensional systems. 
